



PCI Express XMC Module with eight 125 MSPS A/Ds and Artix-7 FPGA

v1.1

FEATURES

- Eight 125 MSPS, 16-bit ADC channels
- 89 dB SFDR, 72 dBFS SNR A/Ds
- 1.3Vpp input range
- · DIO on P16 (19 differential pairs)
- Xilinx Artix-7 FPGA
- DDR3 Memory
- Programmable or external sample clock
- Synchronized system sampling using common reference clock and triggers
- · Framed, software or external triggering
- · Log acquisition timing and events
- · Power management features
- PCI Express 2.0 XMC Module (75x150 mm)
- Use in any PCI Express desktop, compact PCI/PXI, PXIe, or cabled PCI Express application

APPLICATIONS

- · Stimulus-response measurements
- · High speed servo controls
- · Arbitrary Waveform Generation

SOFTWARE

- Data Acquisition, Logging and Analysis applications provided
- · Windows/Linux Drivers
- C++ Host Tools
- VHDL/MATLAB Logic Tools





Image not yet available

The XA-RX is an XMC IO module featuring eight 16-bit, 125 MSPS A/D channels designed for high speed stimulus-response, ultrasound, and RADAR.

Flexible trigger methods include counted frames, software triggering and external triggering. The sample rate clock is either an external clock or onboard programmable PLL clock source.

Data acquisition control, signal processing, buffering, and system interface functions are implemented in a Xilinx Artix-7 FPGA device. Two 256Mx16 memories provide data buffering and FPGA computing memory.

The logic can be fully customized using VHDL and MATLAB using the FrameWork Logic toolset. The MATLAB BSP supports real-time hardware-in-the-loop development using the graphical, block diagram Simulink environment with Xilinx System Generator.

The PCI Express 2.0 interface supports continuous data rates up to 3200 MB/s between the module and the host. A flexible data packet system implemented over the PCIe interface provides both high data rates to the host that is readily expandable for custom applications.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Innovative Integration products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Innovative Integration standard warranty. Production processing does not necessarily include testing of all parameters.




This electronics assembly can be damaged by ESD. Innovative Integration recommends that all electronic assemblies and components circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

Product	Part Number	Description			
XA-RX	80371 - <cfg></cfg>	XMC module with eight 125 MSPS A/D, Artix-7 FPGA			

XA-RX





Standard Features

Analog				
Inputs	8			
Input Ranges	+/-1.3V			
Input Type	Single ended, AC or DC coupled			
Input Impedance	50 ohm			
A/D Device	Analog Devices AD9653			
A/D Resolution	16-bit			
A/D Sample Rate	Up to 125 MHz ** Decimation feature in logic used for lower data rates			
Data Format	2's complement, 16-bit integer			
Connector	SSMC			
Calibration	Factory calibrated. Gain and offset errors are digitally corrected in the FPGA. Non-volatile EEPROM coefficient memory.			

FPGA	
Flip-Flops	215360
Slices	33650
Block RAM	13,140Kb Max
FPGA Device	Xilinx Artix-7 XC7A100T-2FGG676I
Configuration	SelectMAP from PCIe interface JTAG during development

Memory	
Size	2 devices @ 256Mx16 each
Туре	DDR3
Uses	FPGA Buffer Memory FPGA computation memory



Host Interface				
Туре	PCI Express 2.0 eight lane			
Sustained Data Rate	3200 MB/s			
Protocol	Packet data			
Connector	XMC P15, P16			
Interface Standard	PCIe 2.0			
Logic Update	In-system reconfiguration			

Clocks and Triggering				
Clock Sources	PLL or External			
PLL Output	44 KHz to 2000 MHz			
PLL Jitter	<1 ps RMS			
PLL Programming	Host programmed via PCIe			
PLL Reference	Internal: 100 MHz clock External reference: J16 input			
Triggering	External, software, acquire N frame			
Decimation	1:1 to 1:4095 in FPGA			
Channel Clocking	All channels are synchronous			
Multi-card Synchronization	External triggering, clock, and PLL reference are supported.			

Acquisition Monitoring			
Alerts	Trigger, Queue Overflow, Channel Over-range, Timestamp Rollover, Temperature Warning, Temperature Failure, PLL Unlocked		
Alert Timestamping	TBD		

P16 Digital IO				
Total Number of Bits	38			
Balanced Pairs	19			
Signal Standard	LVCMOS 2.5V			
Drive	+/-12 mA			
Connector	XMC P16			

Power Management				
Temperature Monitor	May be read by the host software			
Alarms	Software programmable warning and failure levels			
Over-temp Monitor	Disables analog IO power supplies			
Power Control	Channel enables and power up enables			
Heat Sinking	Conduction cooling supported. (subset of VITA20)			

Physicals				
Form Factor	Single width IEEE 1386 Mezzanine Card			
Size	75 x 150 mm			
Weight	TBD			
Hazardous Materials	Lead-free and RoHS compliant			



ABSOLUTE MAXIMUM RATINGS

Exposure to conditions exceeding these ratings may cause damage!

Parameter	Min	Max	Units	Conditions
Supply Voltage, 3.3V to GND	0	+3.6	V	
Supply Voltage, VPWR to GND	0	14	V	
Operating Temperature	0	70	С	Non-condensing, forced air cooling required
Storage Temperature	-40	100	С	
ESD Rating	-	2k	V	Human Body Model
Vibration	-	5	g	9-200 Hz, Class 3.3 per ETSI EN 300 019- 1-3 V2.1.2 (2003-04)
Shock	-	40	g peak	Class 3.3 per ETSI EN 300 019-1-3 V2.1.2 (2003-04)

RECOMMENDED OPERATING CONDITIONS

Parameter	Min	Тур	Max	Units
Supply Voltage	3.15	+3.3	+3.45	V
Supply Voltage, Nominal 12V VPWR	11.4	12	12.6	V, unless otherwise noted specified and tested with nominal 12V VPWR
A/D Sampling Rate	1		125	MSPS
Operating Temperature	0		50	С



ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range at 0° C to $+60^{\circ}$ C, unless otherwise noted.

Group	Parameter	Тур	Units	Notes
Analog Inputs	Bandwidth	200	MHz	
	SFDR	89	dB	
	SNR	72	dB	
	THD	-80	dB	
	ENOB	11	dB	
	Channel Crosstalk	<80	dB	
	Noise Floor	-100	dB	
	Gain Error	<0.2	% of FS	
	Offset Error	<500	μV	
Power	Power Consumption	12.5	A	Max
	Dissipation	22	W	Max
	Calibration Interval	TBD	year	




Architecture and Features

The XA-RX module has eight analog inputs that are simultaneously sampling channels of 16-bit, 125 MSPS A/D input. The A/D inputs have an input bandwidth TBD. Additional digital IO control bits from the FPGA are provided for application control and signaling.

Controls for triggering and clocks allow precise control over the collection of data. Trigger modes include frames of programmable size, external and software. Multiple XA-RX cards can sample simultaneously using external trigger inputs with synchronized sample clocks. The sample clock can be external or generated from the on-card PLL. The PLL can either use the on-card 100 MHz reference, or can use an external reference. When an external reference is used, the sample clock is synchronous to the reference.

The XA architecture has a data buffering and packet system that provides efficient and flexible data transfers to the host computer. The data buffer is a 1M sample SRAM that is used as a dual-queue FIFO, one queue for A/D and one for DACs.. Data is transferred to the host using the PCIe controller interface as data packets. The packet data system controls the flow of packets to the host, or other



XA-RX Architecture

recipient, using a credit-based system managed in cooperation with the host software. The packets may be transmitted continuously for streams of data from the A/Ds or DACs, or as occasional packets for status, controls and analysis results. The data buffering and flow control system delivers high throughput with low latency and complete flexibility for data types and packet sizes to match the application requirements for all types of applications.

The data acquisition process can be monitored using the XA alert mechanism. The alerts provide information on the timing of important events such as triggering, overranges and thermal overload. Packets containing data about the alert including an absolute system timestamp of the alert, and other information such as current temperature. This provides a precise overview of the card data acquisition process by recording the occurrence of these real-time events making the XA modules easier to integrate into larger systems.

Software Tools

Software for data logging and analysis are provided with every XA module. Data can be logged to system memory at full rate or to disk at rates supported by the drive and controller. Triggering, sample rate controls, and data logging features allow you to use XA modules in your application without ever writing code. Innovative software applications include *Binview* which provides data viewing, analysis and export data to MATLAB for large data files, as well as support applications for logic loading, firmware updates and system configuration.

Software development tools for the XA modules provide comprehensive support including device drivers, data buffering, card controls, and utilities that allow developers to be productive from the start. At the most fundamental level, the software tools deliver data buffers to your application without the burden of low-level real-time control of the cards. Software classes provide C++ developers a powerful, high-level interface to the card that makes real-time, high speed data acquisition easier to integrate into applications.


Support for MS Visual C++ is provided. Supported OS include Windows and Linux. For more



information, the software tools and on-line help may be downloaded.

Logic Tools

High speed DSP, analysis, customized triggering and other unique features may be added to the XA modules by modifying the logic. The FrameWork Logic tools support RTL and **MATLAB** developments. The standard logic provides a hardware interface layer that allows designers to concentrate on the application-specific portions of the design. Designer can build upon the Innovative components for packet handling, hardware interfaces and system functions, the Xilinx IP core library, and third party IP. RTL source for the FrameWork Logic is provided for customization. Each design is provided as a Xilinx ISE project, with a ModelSim testbench illustrating logic functionality.



The MATLAB Board Support Package (BSP) supports logic development using Simulink and Xilinx System Generator. These tools provide a graphical design environment that integrates the logic into MATLAB Simulink for complete hardware-in-the-loop testing and development. The MATLAB tools are an extremely powerful design methodology that can be used to generate, analyze and display the signals in the logic real-time in the system. Once the development is complete, the logic can be embedded in the FrameWork logic using the Xilinx ISE tools.

The FrameWork Logic User sales brochure and User Guide more fully detail the development tools.

Applications Information

Maximum Data Rates

The maximum data rates supported by the module are limited by the PCI Express transfer rate when the total data rate exceeds 3200 MB/s. The PCI Express transfer rate may vary according to the host computer, operating system, and other system activity that may compete for bandwidth. The XA-RX modules supports 2400 MB/s full duplex data flow, which is within the capability of the PCIe interface.

It is important to qualify systems for performance when data rates exceeding 1500 MB/s are required.

Cables

The XA-RX module uses coaxial cable assemblies for the analog I/O. The mating cable should have an SSMC male connector and 50 ohm characteristic impedance for best signal quality.

XMC Adapter Cards

XMC modules can be used in standard desktop system or compact PCI/PXIe using an adapter card. The adapter cards are software transparent.

The XA modules use the auxiliary P16 connector for digital IO and additional clock inputs. A total of 8 bits of digital IO, directly connected to the application FPGA, are routed to the J16 connector as 4 balanced differential pairs supporting LVDS or lower speed single-ended LVCMOS signals. The XA modules also have a sample clock input and PLL reference input to J16. The cPCI/PXIe adapter uses these to connect to system clocks, while the PCIe desktop adapter provides SMB input connectors for system clock inputs.





PCIe-XMC Adapter (80260) x8 VPX to XMC Conduction cooling PCIe-XMC Adapter x8 lane (80259) x8 PCIe to XMC x8 RIO ports supported on P16

Applications that need remote or portable IO can use either the eInstrument PC or eInstrument Node with XA modules.





IMPORTANT NOTICES

Innovative Integration Incorporated reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Innovative Integration's terms and conditions of sale supplied at the time of order acknowledgment.

Innovative Integration warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Innovative Integration's standard warranty. Testing and other quality control techniques are used to the extent Innovative Integration deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Innovative Integration assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using Innovative Integration products. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

Innovative Integration does not warrant or represent that any license, either express or implied, is granted under any Innovative Integration patent right, copyright, mask work right, or other Innovative Integration intellectual property right relating to any combination, machine, or process in which Innovative Integration products or services are used. Information published by Innovative Integration regarding third-party products or services does not constitute a license from Innovative Integration to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Innovative Integration under the patents or other intellectual property of Innovative Integration.

Reproduction of information in Innovative Integration data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice.

Innovative Integration is not responsible or liable for such altered documentation. Resale of Innovative Integration products or services with statements different from or beyond the parameters stated by Innovative Integration for that product or service voids all express and any implied warranties for the associated Innovative Integration product or service and is an unfair and deceptive business practice. Innovative Integration is not responsible or liable for any such statements.

For further information on Innovative Integration products and support see our web site:

www.innovative-dsp.com

Mailing Address: Innovative Integration, Inc.

741 Flynn Road, Camarillo, CA 93012

Copyright ©2016, Innovative Integration, Incorporated